

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2010/0019250 A1 NAKAMURA et al.

Jan. 28, 2010 (43) **Pub. Date:**

(54) SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME

(75) Inventors: Shun-Ichi NAKAMURA. Matsumoto (JP); Yoshiyuki YONEZAWA, Matsumoto (JP)

Correspondence Address:

ROSSI, KIMMS & McDOWELL LLP. 20609 Gordon Park Square, Suite 150 Ashburn, VA 20147 (US)

FUJI ELECTRIC HOLDINGS (73) Assignee:

CO., LTD., Kawasaki-ku (JP)

(21) Appl. No.: 12/574,805

(22) Filed: Oct. 7, 2009

Related U.S. Application Data

(62) Division of application No. 11/624,160, filed on Jan. 17, 2007.

(30)Foreign Application Priority Data

Publication Classification

(51) Int. Cl. H01L 29/78 (2006.01)H01L 29/24 (2006.01)H01L 21/04 (2006.01)

(52) **U.S. Cl.** **257/77**; 438/270; 257/330; 257/E21.054; 257/E21.419; 257/E29.256; 257/E29.104

ABSTRACT (57)

A semiconductor device and a method of forming thereof has a base body has a field stopping layer, a drift layer, a current spreading layer, a body region, and a source contact region layered in the order on a substrate. A trench that reaches the field stopping layer or the substrate is provided. A gate electrode is provided in the upper half section in the trench. In a section deeper than the position of the gate electrode in the trench, an insulator is buried that has a normal value of insulation breakdown electric field strength equal to or greater than the value of the insulation breakdown electric field strength of the semiconductor material of the base body. This inhibits short circuit between a gate and a drain due to insulation breakdown of an insulator film at the bottom of the trench to realize a high breakdown voltage in a semiconductor device using a semiconductor material such as SiC. The sidewall surfaces of the trench located below the gate electrode is inclined to form a trapezoidal profile.

